


November 2025

Per Unitatem Ad Astra

Super Step Down Documentation – SSDV3 Rev. C



Description:

A non-isolated, 50 V input, DC/DC converter module designed for stepping down battery power on unmanned aerial systems (UAS). The SSDV3 is the third major design iteration of UBCO Aerospace's Super Step Down series.

Author(s):

Julian Joaquin

Team:

UAV Division,
Electrical Subteam


Revision:

Rev. C

License:

CERN-OHL-W (Hardware)
CC SA-BY-4.0 (Docs.)

System Diagram:



GitHub: https://github.com/UBCOAerospaceClub/2025_SSDV3

Important Notice

The Complete Source material, including technical data, design resources, and other material associated with the SSDV3 project are provided “AS IS” without any guarantee of quality or compliance for commercial use.

UBCO Aerospace holds no rights to the patent of the SSDV3 project or its derivatives. The public documentation through UBCO Aerospace is solely provided for the purpose of compliance with CERN-OHL-W while it adopts the SSDV3 project for its own use.

UBCO is a registered trademark of the University of British Columbia. The use of UBC trademarks in this project are only for identification, and do not indicate association or endorsement from the university. For guidelines on the permitted uses of UBC trademarks, please see <http://universitycounsel.ubc.ca/university-trade-marks/>.

Safety Precautions



Warning:

This device is intended to be directly connected to LiPo/Li-ion batteries which, under short-circuit conditions or unsafe handling, have the potential to cause fire or explosion. Take necessary precautions to insulate the device inputs and mitigate the risk of a short circuit.



Caution:

This device becomes hot under normal operation. Wait at least two minutes after powering off and allow the device to cool down to suitable temperatures before handling. When servicing, do not use low melting-point solder alloys, such as those that contain bismuth or indium.



Caution:

The input voltage to this device can be in excess of 60 VDC. Keep conductive materials away from the exposed device inputs. The device must be powered down before it can be handled or serviced.



Caution:

This device is susceptible to damage from electrostatic discharge (ESD). At minimum, refrain from touching any exposed copper or attached components to the PCB when handling without precautionary ESD measures.

Design Revisions

Rev.	Date	Description
A-1	2025-07	Concept design using the LM70880 buck converter and LM5069-1 hot-swap controller. Abandoned due to supply chain issues and cost constraints.
A-2	2025-08	Concept design using the LM5146 buck controller and TPS2490 hot-swap controller. Abandoned due to space and cost constraints.
A-3	2025-09	Concept design using the LM5146 buck controller in a custom 1/8th brick form factor. Accepted design for revision.
B	2025-10	Concept design using the cheapest parts available on LCSC. Limited part availability and NRND parts made future production of this revision difficult.
C	2025-10	Prototype design featuring reverse polarity protection in exchange for a smaller TVS diode on the input. Smaller, active-production 3x3mm PQFN-8 FETs used in place of SO-8 FETs. Used for preliminary integration testing and verification.

Table of Contents

Important Notice.....	2
Safety Precautions.....	2
Design Revisions.....	3
Table of Contents.....	4
1 Specifications.....	6
1.1 Maximum Ratings.....	6
1.2 Recommended Operating Conditions.....	7
1.3 Electrical Characteristics.....	7
1.3.1 Input Characteristics.....	7
1.3.2 Dynamic Characteristics.....	7
1.3.3 Output Characteristics.....	8
1.3.4 Protection Features.....	8
1.3.5 Auxiliary IO Characteristics.....	8
1.3 Performance Curves.....	9
2 Usage.....	13
2.1 Functional Description.....	13
2.2 Known Issues.....	13
2.3 Interfaces.....	14
2.4 Installation Guidelines.....	15
3 Motivation.....	16
3.1 Prior Solutions.....	16
4 Circuit Design.....	18
4.1 Requirements.....	19
4.2 Converter Topology.....	19
4.3 PWM Control Method.....	21
4.4 Power Stage.....	22
4.4.1 Switching Frequency and Inductor Selection.....	23
4.4.2 MOSFET Selection.....	24
4.4.3 Capacitor Selection.....	25
4.5 Controller Implementation.....	26
4.5.1 IC Power Input.....	26
4.5.2 UVLO Implementation.....	26
4.5.3 Soft Start.....	26
4.5.4 Bootstrap Circuit.....	26
4.5.5 OCP Implementation.....	26
4.5.6 FPWM/DEM Mode.....	26
4.6 Feedback and Loop Compensation.....	27
4.7 Reverse Polarity Protection.....	29

5 PCB Design.....	31
5.1 Board Specifications.....	31
5.2 Grounding.....	31
5.3 High-frequency Power Loop.....	32
5.4 Inrush Current Mitigation.....	33
5.5 Component Footprint Design.....	34
5.6 Connectors.....	34
6 Testing and Verification.....	35
6.1 Testing Notes and Limitations.....	35
6.2 Testing Procedures.....	37
6.2.1 DUT Description.....	37
6.2.2 Load Sweep Test.....	38
6.2.3 Thermal Response Test.....	39
6.2.4 Load Transient Test.....	40
6.2.5 Line Transient Test.....	41
6.2.6 Inrush Current Survival Test.....	41
6.3 Requirement Verification.....	42
7 Discussion.....	44
7.1 Next Revision.....	44
7.2 Cut Content.....	45
8 References.....	47
9 Further Reading.....	50

1 Specifications

1.1 Maximum Ratings

IMPORTANT:

Because of constrained budget, limited time availability, and project urgency, no SSDV3 Rev. C units have been used to verify the absolute maximum ratings. The provided ratings are estimated from available testing data and are not guaranteed to be the absolute maximum ratings before destruction or damage of the module.

Under typical ambient temperature of $T_A = 21\text{ }^{\circ}\text{C}$, unless noted otherwise.

Parameter		Min	Max	Unit
V_{IN}	Input voltage from V_{IN+} to V_{IN-} and $C+$ to $C-$ ¹	-60	60	V
	Maximum transient input voltage ¹	-70	70	
I_{IN}	DC Input current		6	A
V_{EN}	Input voltage from EN to GND ¹	-60	60	V
V_{OUT}	Output voltage from V_{OUT+} to V_{OUT-}	0	20	V
I_{OUT}	DC Output current		8	A
P_{OUT}	Output power for 60 seconds		100	W
	Continuous output power with heatsink		60	
	Continuous output power without heatsink		40	
V_{CC}	Output voltage from V_{CC} to GND	0	7.8	V
I_{VCC}	Output current from V_{CC}		0.02	A
V_{PG}	Output voltage from PG to GND	0	7.8	V
T_A	Operating ambient temperature range	0	55	$^{\circ}\text{C}$
T_{STG}	Storage temperature range	0	85	$^{\circ}\text{C}$

1. The input electrolytic capacitor is not protected from reverse polarity.

1.2 Recommended Operating Conditions

Under typical ambient temperature of $T_A = 21^\circ\text{C}$, unless noted otherwise.

Parameter		Min	Max	Unit
S	Input LiPo/Li-ion cells in series	6	12	cells
V_{IN}	Input voltage	20	60	V
	Maximum transient input voltage		70	
I_{OUT}	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$, with heatsink ²		8.0	A
	$V_{IN} = 50\text{ V}, V_{OUT} = 7.4\text{ V}$, with heatsink ²		5.8	
	$V_{IN} = 50\text{ V}, V_{OUT} = 12.0\text{ V}$, with heatsink ²		4.0	
	$V_{IN} = 25\text{ V}, V_{OUT} = 5.1\text{ V}$, with heatsink ²		8.0	
	$V_{IN} = 25\text{ V}, V_{OUT} = 7.4\text{ V}$, with heatsink ²		8.0	
	$V_{IN} = 25\text{ V}, V_{OUT} = 12.0\text{ V}$, with heatsink ²		6.6	

2. Calculated from temperatures of load sweep test.

1.3 Electrical Characteristics

Under typical ambient temperature of $T_A = 21^\circ\text{C}$, unless noted otherwise.

Parameter		Test Conditions	Min	Typ.	Max	Unit
1.3.1 Input Characteristics						
V_{IN}	Input voltage operating range		20	50	60	V
$I_{Q,ON}$	Quiescent input current, no load	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$, no attached load to V_{OUT}		50	70	mA
$I_{Q,OFF}$	Quiescent input current, UVLO	$V_{IN} = 10\text{ V}$		2.7		mA
1.3.2 Dynamic Characteristics						
f_{SW}	Switching frequency			417		kHz
t_{SS}	Soft-start time	$V_{IN} = 50\text{ V}$		3.6		ms
$I_{IN,MIN}$	Minimum startup supply current	$V_{IN} = 50\text{ V}, V_{OUT} = 12.0\text{ V}$		0.6		A
ΔV_{MAX}	Maximum transient output deviation	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$, 5 A load step		± 1.5	± 3.1	%

1.3 Electrical Characteristics (continued)

Under typical ambient temperature of $T_A = 21\text{ }^{\circ}\text{C}$, unless noted otherwise.

Parameter		Test Conditions	Min	Typ.	Max	Unit
1.3.3 Output Characteristics						
η	Efficiency	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}, I_{OUT} = 4.3\text{ A}$	85		%	
		$V_{IN} = 50\text{ V}, V_{OUT} = 7.4\text{ V}, I_{OUT} = 2.7\text{ A}$	87			
		$V_{IN} = 50\text{ V}, V_{OUT} = 12.0\text{ V}, I_{OUT} = 3.3\text{ A}$	91			
ΔV_{PP}	Peak-to-peak output voltage ripple	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$	8.8	15.0	mV _{PP}	
		$V_{IN} = 50\text{ V}, V_{OUT} = 7.4\text{ V}$	12.3	19.0		
		$V_{IN} = 50\text{ V}, V_{OUT} = 12.0\text{ V}$	27.3	35.0		
		$V_{IN} = 25\text{ V}, V_{OUT} = 5.1\text{ V}$	4.8			
		$V_{IN} = 25\text{ V}, V_{OUT} = 7.4\text{ V}$	7.9			
		$V_{IN} = 25\text{ V}, V_{OUT} = 12.0\text{ V}$	22.1			
1.3.4 Protection Features						
I_{OCP}	OCP current limit threshold ³	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$	10.2		A	
		$V_{IN} = 50\text{ V}, V_{OUT} = 7.4\text{ V}$	10.5			
		$V_{IN} = 50\text{ V}, V_{OUT} = 12.0\text{ V}$	11.6			
OCP	Overcurrent protection	$V_{IN} = 50\text{ V}, V_{OUT} = 5.1\text{ V}$	PASS		:)	
RPP	Reverse polarity protection	$V_{IN} = 50\text{ V}$	FAIL ¹		:(	
1.3.5 Auxiliary IO Characteristics						
$V_{EN,ON}$	Enable voltage	Input voltage rising	16.3		V	
$V_{EN,OFF}$	Undervoltage lockout threshold	Input voltage falling	14.8		V	
V_{VCC}	VCC nominal voltage	$V_{IN} = 50\text{ V}$	7.5		V	
V_{PG}	PG nominal voltage	$V_{IN} = 50\text{ V}$	7.5		V	

1. The input electrolytic capacitor is not protected from reverse polarity.

3. Defined by design, not subject to testing.

1.3 Performance Curves

Under typical ambient temperature of $T_A = 21^\circ\text{C}$, unless noted otherwise. Sample size of 1.




Figure 1.1: Efficiency vs output current, $V_{IN} = 50\text{ V}$




Figure 1.2: Power loss vs output current $V_{IN} = 50\text{ V}$




Figure 1.3: Thermal response with heatsink,
 $V_{IN} = 50\text{ V}$, $V_{OUT} = 5.1\text{ V}$, $I_{OUT} = 4.4\text{ A}$




Figure 1.4: Thermal response with heatsink,
 $V_{IN} = 50\text{ V}$, $V_{OUT} = 12\text{ V}$, $I_{OUT} = 6.3\text{ A}$




Figure 1.5: Regulation vs output current, $V_{IN} = 50\text{ V}$



Figure 1.6: Output voltage waveform, $V_{IN} = 50\text{ V}$, $V_{OUT} = 5.1\text{ V}$, no load






Figure 1.7: Output voltage waveform, $V_{IN} = 50\text{ V}$, $V_{OUT} = 12\text{ V}$, no load

Figure 1.8: Switch-node waveform, $V_{IN} = 25\text{ V}$, $V_{OUT} = 5.1\text{ V}$, no loadFigure 1.9: Switch-node waveform, $V_{IN} = 50\text{ V}$, $V_{OUT} = 5.1\text{ V}$, no load




Figure 1.10: Output load-on transient, $V_{IN} = 50\text{ V}$, $V_{OUT} = 5.1\text{ V}$, $I_{OUT} = 5\text{ A}$



Figure 1.11: Output load-off transient, $V_{IN} = 50\text{ V}$, $V_{OUT} = 5.1\text{ V}$, $I_{OUT} = 5\text{ A}$

2 Usage

Please read the [Safety Precautions](#) before continuing.

2.1 Functional Description

The SSDV3 is a non-isolated, wide input voltage step-down module intended to provide a reliable voltage source for electrically demanding systems requiring power from LiPo/Li-ion batteries. The design offers excellent disturbance rejection from battery voltage sag and sudden load spikes, giving much better performance than other hobbyist devices, making it a strong alternative to commercially-available battery eliminator circuits (BECs) while maintaining a small form-factor. Its extremely robust output regulation makes the SSDV3 best suited for supplying low-voltage devices, especially high-performance embedded computers or sensitive electronics that specify strict 5 V power requirements.

What makes the SSDV3 unique from other market BECs is its design for reliability. The step-down circuitry is protected by a TVS diode to address potential ESD on the battery lines. Copper traces leading from the input pads are designed significantly above specification to mitigate damage from inrush current whenever the battery is plugged in. Additionally, an N-channel MOSFET at the input acts as an ideal diode to protect the module and downstream electronics from a reversed battery connection, at minimal cost to the step-down's efficiency.

2.2 Known Issues

Issue	Severity	Impact	Workaround	Planned Fix
Solder pads expose high-voltage contacts	High	Catastrophic battery short	Kapton tape covering	Board-mount connectors
Electrolytic cap. unprotected from reverse polarity	High	Reverse polarity will explode cap.	Do not reverse input	Reroute cap. to protected net
Thermal output limits current output below 8 A	Medium	Requires heatsink and thermal derating	Limit output	Lower losses
Output cap. placement causes large ESL spikes	Low	Output ripple spikes	None	Improve cap. layout

Table 2.1: Known issue risk assessment.

2.3 Interfaces




Figure 2.1: Module top interfaces.




Figure 2.2: Module bottom interfaces.

2.4 Installation Guidelines

- Ensure wires of at least 18 AWG have been soldered onto the input power and output power pads before installing the module. Use power connectors rated for the intended output current, for example the Amass XT30 or Molex Mini-Fit connectors.
- A heatsink must be installed for power outputs above 40 W (estimated). The screw hole arrangement is specifically designed to work with 1/8th brick DC/DC converter heatsinks like the Aavid 241802B92200G or Wakefield-Vette 567-45AB. **An insulating thermal pad must be used between the heatsink and the PCB to prevent conduction through the soldermask.** The recommended thermal pad for this module is the Berquist Gap Pad 1500 at 1 mm or 0.5 mm thickness, cut into a 20 mm × 40 mm rectangle.
- The module should be mounted to the vehicle or system chassis with four M3 screws and four M3 nylon standoffs. **Use metallic fasteners at your own risk, as they may conduct from the exposed power input/output solder pads.**
- To mitigate the risk of conduction from the power input pads on the edges of the module, you may surround the input-side of the module with kapton tape. Only use electrical tape as a protective layer on top of kapton tape for environmental resistance; electrical tape alone weakens with heat and will not completely prevent conduction to exterior materials.
- It is not recommended to surround the entire module and heatsink with an enclosure or heatshrink, as the design is intended to operate with natural convection cooling. Doing so will trap heat within the assembly and elevate the MOSFET junction temperatures above their maximum ratings.
- Wires introduce additional parasitics and can hamper the supplied voltage to the load. Parasitic resistance introduces a voltage drop across the wire, and becomes worse with greater current draw. Additionally, parasitic inductance in the wire creates much larger voltage drops during transient load events. To keep parasitics to a minimum, use the appropriate wire gauge for your intended maximum load, and keep the VOUT- and VOUT+ wires close together throughout their run to the load.
- The module is susceptible to damage when under vibration. Specifically, the large 1210 ceramic capacitors in the design may fracture with vibration, and may lead to a short-circuit. Take the necessary precautions to reduce the vibration experienced by the module, and **always inspect for cracks in the capacitors before use.**
- While the design features mitigation strategies to improve module resilience against inrush current, these strategies do nothing to actually prevent inrush current. It is recommended to have a separate system to address inrush current, such as pre-charging through an XT90S anti-spark connector, or through battery-side soft-start circuitry.

3 Motivation

In the past, the UBCO Aerospace UAV Division had used 6S LiPo battery packs for powering competition vehicles. The 25 V nominal output voltage allowed our electrical subteam to use the widely accessible LM2596 step-down module as “battery-eliminator circuits” (BECs) instead of using a secondary battery to power auxiliary electronics. The modules’ 42 V max input voltage, 3 A adjustable-voltage output, and very cheap availability eased the team’s development process and allowed us to spend less time working on power distribution and more time on addressing competition designs.




Figure 3.1: The trusty LM2596 module.

Since 2024, the UAV Division has migrated 12S (50 V) Li-ion battery systems for powering their competition vehicles. The higher voltage compared to previous 6S LiPo systems allows for the use of heavy-duty motors, improving vehicle thrust-to-weight ratios and payload capacity. This system comes with the tradeoff of requiring a brand new power architecture, since the 50 V operating voltage exceeds the LM2596’s ratings. Additionally, trends in the latest competitions have favoured partially or fully automated UAVs, and has led to the need for more powerful on-board computers that require more than the 3 A typically provided by LM2596 modules. These changes in the overall UAV system architecture are what motivate the design of a new step-down module for UBCO Aerospace.

3.1 Prior Solutions

Before the UAV division began using 12S battery packs for its drones, the club had already been using the HW-636 and HW-636B, a 60 V-rated, hobbyist step-down converter allegedly capable of providing up to 10 A output current. The primary motives for choosing the HW-636 were its small form-factor and low cost compared to other options. The electrical subteam encountered many issues with the HW-636, most notably catastrophic failures when adjusting the output voltage and destructive inrush current during battery connection. Integration tests also revealed poor voltage regulation once the output current exceeded 3 A, causing brownouts with our Raspberry Pi 5 onboard computer.




Figure 3.2: Two HW-636 modules after observed failures in 2025. The input trace on both modules exploded immediately after plugging in our 12S batteries.

Reliability issues motivated the team to design a custom solution using the Vishay SiC461 buck converter IC (*which, contrary to the name, does not contain silicon carbide FETs*), dubbed the Super Step Down V2 (or SSDV2). The converter would provide a 5 V bus to power servos and a Raspberry Pi 5. In spite of our efforts, testing revealed severe output ripple and poor regulation, with voltage deviations of up to $\pm 10\%$ and ripple voltage of 560 mV_{pp} even with no load. During system integration, the output varied between approximately 4.8 V and 5.3 V, repeatedly causing brownouts at the Raspberry Pi and rendering the design unsuitable for powering our avionics. The fixed output prevented the team from adapting the design for other loads.

Root cause analysis identified insufficient output capacitance as the primary failure mechanism. A misinterpretation of the Vishay PowerCAD reference design led to the omission of twelve out of thirteen specified output capacitors, leaving the converter with much less than the required capacitance and severely degrading both transient performance and voltage regulation.




Figure 3.3: The SSDV2 fully assembled. Its design forgot to include output capacitors.

4 Circuit Design




Figure 4.1: Major design factors of the SSDV3.

The main goal of the SSDV3 is to provide a well-regulated voltage under any condition, thus emphasizing the importance of designing for transient performance. Pure no-load measurements have not been an effective metric for testing our step-down modules. Our prior failures with both the HW-636 and the SSDV2 underline transient performance as the most critical design factor of the converter.

This design must also be resilient against inrush currents given the medium operating voltage. Our experience with the failures of the HW-636 show that ceramic capacitors on the input can easily result in inrush currents over 100 A upon sudden connection of a 50 V source, and that the precharge functionality of anti-spark XT90s cannot be relied upon to dampen such currents. As a result, the SSDV3 must be able to handle these inrush currents either through input damping or large copper pours.

While efficiency is not considered the top priority for this design, thermal shutdown or runaway could be a catastrophic failure mode if not accounted for. Our team previously did not make any considerations for thermal performance, other than noting the SSDV2 was very hot to touch during operation. Recent testing at 50 V input showed the MOSFET packages on the HW-636 reached 100 °C within 3 minutes when outputting 12 V at just 3 A, with the junction temperatures estimated to be operating close to 115 °C. The converter must be cooled solely through natural convection since our aircraft are usually designed with no chassis airflow.

Cost must be considered through the design, since funding across UBCO Aerospace has been spread thin for 2025-26. The component selection and board requirements must be carefully balanced with the overall unit cost in order for the production of the SSDV3 to be attractive over other commercial off-the-shelf solutions (COTS). This means restricting PCB specs to 4-layer, 1 oz copper, and taking advantage of “economic” processes from board manufacturers.

Finally, the solution footprint is a moderate factor influencing the SSDV3 design. Just as with cost, the size of the design must be competitive to other COTs and the prior SSDV2.

4.1 Requirements

ID	Requirement Statement	Rationale
R-1	The SSDV3 shall accept 6S and 12S battery input.	Typical for UAVs.
R-2	The SSDV3 shall provide selectable regulated voltage outputs of 5.1 V, 7.4 V, and 12 V.	Supports common voltages for avionics and effectors.
R-3	The SSDV3 shall provide a nominal output current of 5 A and a maximum output current of 8 A.	Power requirements for Raspberry Pi 5 plus margin.
R-4	The SSDV3 shall maintain its regulated voltage with no more than 5% deviation.	Prevent downstream electronics brownouts.
R-5	The SSDV3 shall limit its MOSFET junction temperature rise to no more than 80 °C.	Prevent thermal runaway or shutdown.
R-6	The SSDV3 shall survive typical 50 V hot-plug events for UAV applications.	Based on HW-636 failures.
R-7	The SSDV3 shall protect downstream electronics from short-circuit faults.	Improve UAV fault tolerance.
R-8	The SSDV3 shall be no larger than the SSDV2.	Maintain a similar mechanical footprint for mounting.

Table 4.1: Key functional requirements for the SSDV3.

4.2 Converter Topology

The most suitable and simplest DC/DC converter topology for this design is the buck converter. More sophisticated topologies like the flyback or forward converter would not offer any benefit at the required power output, and the use of a transformer would only complicate the design. The solution space for buck converters at this power output can be broken down into three major categories:

- a buck converter IC with integrated FETs,
- a buck controller with external FETs, and
- a dual-phase buck converter

A buck converter IC represents the simplest option of the three, removing the challenge of choosing discrete MOSFETs and allowing for the smallest footprint. While a number of these buck converters are rated for 8-10 A output, their efficiency curves suggest total system power losses of 3-5 W, very likely requiring heatsinks in order to operate at these currents for prolonged periods. Granted, the losses from parasitics in an integrated buck converter will be lower than a converter with external FETs [1], but attempting to improve such high thermal dissipation in a single package will be challenging. The most promising IC at this time is the LM70880 buck converter from Texas Instruments (TI), optimized for high step-down-ratios, though also the most expensive option at \$11.10 CAD per unit from DigiKey. Other solutions like

the MIC28516, LM76005, or SiC461 either are too inefficient at rated current, offer little voltage margin at $V_{IN} = 50\text{ V}$, or use a variable-frequency control scheme that is not easy to design around.

Designing a buck converter using a controller and external FETs provides a greater amount of flexibility in the design, particularly in optimizing for either switching or conduction losses. Using discrete FETs also offers the benefit of greater heat spreading across the PCB, but comes with the cost of a more laborious PCB layout and necessitating more design time for selecting FETs. The selection of buck controllers is only limited by the 70 V max input voltage and minimum on-time specification of at least $t_{ON} \approx 5\text{ V} / 70\text{ V} / 500\text{ kHz} = 140\text{ ns}$ [2]. Once again from TI, the LM5146 and LM5148 buck controllers appear to be the most attractive options, at \$2.49 and \$2.25 CAD on LCSC respectively. With most 100 V MOSFETs costing about \$1.50 CAD each, we could potentially design a discrete-FET synchronous buck converter for nearly half the cost of the LM70880! The cost alone makes a discrete-FET buck converter the most attractive approach.

Using a dual-phase buck converter reduces both the ripple voltage and transient deviation of a typical buck converter. In fact, modern motherboard voltage regulator modules (VRMs) are implemented as multi-phase buck converters that are specifically optimized for fast transient CPU loads, suggesting that a similar approach is well-suited for supplying embedded computers like the Raspberry Pi 5. Two phases also hypothetically reduces the solution size, since two small inductors are typically smaller than one large inductor [3]. The compromise of this approach is it requires twice as many FETs compared to a single phase converter, and possibly two controllers as well. A number of dual-phase buck reference designs exist from TI for both the LM5148 and LM5143 controllers. While these designs show that a multi-phase buck converter can reduce the number of passive components, the overall solution size is typically larger than that of a single-phase buck converter and provides substantially more power than required for this application.

Evidently a buck controller with external FETs was chosen for the topology of this design.

4.3 PWM Control Method

At a glance, both the LM5146 [4] and LM5148 [5] equally meet the design requirements set out in 4.1. Choosing between the two ICs comes down to deciding whether the buck converter PWM generation should use voltage-mode control (VMC) with line feed-forward or current-mode control (CMC). This decision must be made early in the design process to determine the desired inductor current ripple factor.

An abhorrent amount of my time has been spent researching the most optimal control mode, with what felt like hundreds of research papers, conference papers, and application notes. The most useful resources were [6-13] for making this decision. In general:

- Current-mode control simplifies the plant by changing the output stage LC double pole to a single RC pole. This is desirable for topologies with right-half-plane-zeros (not the buck converter.)
- Both VMC and CMC can provide good line rejection. In spite of praise for CMC's "intrinsic feed-forward" sensing via inductor current for line variations, VMC with feed-forward is still encouraged for applications with large line transients without much justification.
- Voltage-mode requires more compensation circuitry compared to current mode.
- Current-mode control requires current sensing which can be susceptible to interference. Sensing may also require blanking time to eliminate leading-edge current spike, increasing high-side switch minimum on-time (though there is no mention of blanking time in the LM5148 datasheet).
- Current-mode control may suffer from subharmonic oscillations for duty cycles above 50% (which isn't very applicable to this design.)
- The LM5148 requires the inductor to be specified to match the appropriate inductor current ripple downslope for its internal slope compensation, with the ideal inductor calculated using Equation 9 from the datasheet [9]. This specification can conflict with the rule-of-thumb inductor current ripple factor of 0.2-0.4.

The tradeoffs between the two control techniques can be discussed endlessly and is not the subject of this section.

The deciding factor for choosing the controller was the ease of understanding the small-signal transfer function of each control technique. The described voltage-mode analysis in [14-16] was easier for me to understand and implement compared to the current-mode analysis in [17] and [18]; additional design parameters for slope compensation and modulator gain made derivation of the control-to-output transfer function unclear to me at the time. Hence the LM5146 was selected.

4.4 Power Stage




Figure 4.2: The SSDV3 simplified power stage.

The power stage of the buck converter consists of the input capacitors, the high-side and low-side switching MOSFETs, the inductor, and the output capacitors. The component values were selected sequentially, beginning with switching frequency and desired inductor ripple factor, then the MOSFETs, followed by output capacitance sizing based on output ripple and transient constraints, and finishing with input capacitance selection for input ripple and bulk energy considerations.

The calculations for the power stage components used equations from [19] and [20], alongside assistance from the LM5146/-Q1 quickstart design tool available from TI.

4.4.1 Switching Frequency and Inductor Selection

One of the critical design parameters of a buck converter is the inductor current ripple, which is usually expressed as a ratio to the maximum output current, and it can only be controlled through the choice of inductor and switching frequency. A large current ripple causes higher power loss in the inductor through hysteresis loss and increased output voltage ripple, while a ripple that is too small requires a very big inductor and hampers voltage regulation due to limited current slew rate (illustrated in Figure 9-1 of the LM5146 datasheet [4]). A current ripple of 30% is widely used as a rule-of-thumb for buck converters and is set out as the desired ripple for this design.

Inductor current ripple is strongly dependent on the converter duty ratio, which will vary for the different output voltages of 5.1 V, 7.4 V, and 12 V. Since it will not be possible to optimize the current ripple for all three output voltages with voltage-mode control, a compromise is made, and a 30% current ripple is only designed for the 5.1 V output voltage since it is expected to power the most sensitive equipment. This compromise results in the 12 V output mode having a ripple current of about 50%, trading the benefit of higher current slew rate not hindering transient performance with increased power loss and greater output voltage ripple.

Since this design is intended to be assembled abroad, the choice of components must be optimized for availability with Eastern distributors like LCSC. A quick search for parts from well-known manufacturers on LCSC show that only E3 series inductors are usually well stocked. Knowing that the required switching frequency range is limited by the effects of switching power loss, and that larger inductors are also bulkier and carry higher resistance, a 4.7 μH inductor is chosen as the optimal balance between all factors. Consequently, the switching frequency is specified to 420 kHz to achieve a 30% current ripple at $V_{\text{OUT}} = 5.1 \text{ V}$.




Figure 4.3: The availability of different inductor sizes on LCSC that meet the design specifications.

4.4.2 MOSFET Selection

Typical textbook literature about MOSFETs in switching applications describe two sources of power loss: $R_{DS(on)}$ losses when the MOSFET is on, and Q_G losses in turning the MOSFET on or off. Guidance from [21], [22], and the equations 10-12 in [23] reveal a “third” source; $Q_{oss} + Q_{rr}$ transition losses between the low-side MOSFET parasitics (also called the synchronous rectifier) and high-side MOSFET turn-on event can easily dominate over the other losses at the intended 50 V input voltage, since they are directly proportional to the input voltage:

$$P_{HS \text{ turn-on}} \approx (Q_{oss} + Q_{rr})_{LS} \times V_{IN} \times f_{SW} \text{ (back-of-the-envelope estimate).}$$

Further complicating things, both [22] and [24] explain that the Q_{oss} and Q_{rr} datasheet specifications are strongly dependent on the exact MOSFET drivers, and that the test conditions in the datasheet seldom align with real world switching applications, even if the test voltage matches the intended operating voltage. Unfortunately UBCO Aerospace does not have the necessary test equipment to independently verify the Q_{oss} and Q_{rr} parameters of each MOSFET candidate, so the datasheet specifications will have to be taken at face value for comparisons.




Figure 4.4: Power loss breakdown of some candidate MOSFETs.

The figure above analyzes the power losses of some of the best candidate parts that were available on LCSC for Rev. C, using the methodology described in [23]. The BSZ096N10LS5 [25] from Infineon was chosen as the low-side MOSFET for its high availability and equal losses across each category compared to the other options. However, the relatively high singular unit cost of \$1.93 CAD through LCSC motivated choosing a different part for the high-side MOSFET. With a simpler ($R_{DS(on)} \times Q_G$) figure-of-merit, the CSD19537Q3 [26] from TI was chosen for the high-side MOSFET with a very competitive \$1.12 CAD singular unit cost.

Significant BV_{DSS} derating of 60-100% from the nominal operating voltage of 50 V was chosen to account for UAV motor regenerative back EMF and TVS diode clamping voltage variation [27].

4.4.3 Capacitor Selection

The selection of output capacitors is one of the more nuanced elements of the design process for this project. The output capacitors are the defining factor for output ripple and transient performance, and also impact the later controller implementation through their contribution of a pole-zero pair to the power stage transfer function [28]. Generally more capacitance with a low ESR improves all quantitative factors of a buck converter in exchange for greater production costs and board space.

This design takes a hybrid approach and uses a combination of ceramic and polymer tantalum capacitors to simultaneously address both voltage ripple and transient performance, achieving both low ESR and high energy density in a small form-factor. This approach takes inspiration from the consumer graphics cards, where power filtering uses a combination of ceramic and tantalum capacitors to meet the strict voltage requirements of GPU chips [29]. The drawback of using two different capacitor chemistries is it complicates the power stage transfer function by adding another pole and zero to the system [30]. To keep the design simple, the value of the ceramic capacitors is roughly matched to the size of the tantalum polymer capacitor, resulting in the added pole and zero to roughly cancel out.

The output capacitance is realized using one KEMET T521D107M025ATE040 100 μF KO-CAP tantalum capacitor, and six Samsung CL32A226KAJNNNE 22 μF X5R ceramic capacitors, with an effective capacitance of 108 μF at 5 V and 53 μF at 12 V. A polymer tantalum capacitor was chosen over a polymer electrolytic capacitor to keep the module size compact.

The input capacitors are important for minimizing input ripple and switch-node parasitics. In this application only ceramic capacitors are used at the input for their low ESL and small footprint, minimizing the design's parasitic loop inductance. Four Murata GRM32EC72A106KE05 10 μF , 100 V rated ceramic capacitors implement the input capacitance, with total effective capacitance of 10 μF at 50 V. An additional 100 nF 0603 capacitor is used to keep the switching current loop tight near the power stage MOSFETs and minimize loop inductance.

An additional 47 μF electrolytic capacitor is added to the input only for the purpose of damping wire resonances.

4.5 Controller Implementation

4.5.1 IC Power Input

The power input to the LM5146 buck controller uses a 2.2 Ω series resistor with a 100 nF decoupling capacitor to provide minor high frequency filtering from the 50 V input line.

4.5.2 UVLO Implementation

Accounting for converter dropout voltage, the UVLO is set to 15 V, or about 3 V above the maximum output voltage of 12 V.

4.5.3 Soft Start

The anticipated operating conditions of the converter does not involve highly capacitive loads, so a modest 4 ms soft-start period is implemented through a 47 nF capacitor on the SS pin.

4.5.4 Bootstrap Circuit

The high-side gate driver uses a bootstrap circuit to keep the high-side MOSFET on by allowing the gate voltage to momentarily swing above V_{IN} for the duration of the switching on-time [31].

The chosen high-side MOSFET does not present a demanding switching action under regular operation to the LM5146's internal gate driver circuitry, so a typical 100 nF capacitor is sufficient. A 2.2 Ω series resistor is also used to slow down the turn-on time of the high-side MOSFET and consequently reduce switch-node ringing [32].

4.5.5 OCP Implementation

The OCP threshold was arbitrarily defined as roughly 50% of the maximum drain current of both MOSFETs at 125 °C, specified by their datasheets. The threshold is hence constrained by the CSD19537Q3 with a max $I_D \approx 23$ A at 125 °C [26], so the OCP target threshold is set to 11.5 A.

The OCP is implemented using the low-side MOSFET $R_{ds(on)}$ sensing method defined in the LM5146 datasheet. The R_{ILIM} resistor is set to 430 Ω , an E24 series value, alongside a 12 pF C0G decoupling capacitor to address the 6 ns RC time constant requirement from the datasheet.

4.5.6 FPWM/DEM Mode

With the objective of excellent transient performance under all conditions, FPWM mode is set for light-loads. This is implemented using a 20 k Ω pull-up resistor on the SYNCIN pin to the IC VCC rail. In the event that DEM mode is desirable, a 0 Ω resistor can be placed on the DNP'ed R8 to pull the SYNCIN pin to GND.

4.6 Feedback and Loop Compensation

Voltage-mode buck converters require a type-III compensator to achieve closed-loop stability [33], shown in Figure 4.5. An integrator pole and a pole-zero pair are introduced through the compensator feedback impedance on the op amp, internal to the LM5146. A second pole-zero pair is added through the input impedance to the op amp inverting input.

Compensation is conventionally achieved through loop shaping—placing the compensator zeroes near the power stage resonance frequency, a compensator pole near the power stage output capacitor ESR zero, and another pole at $f_{SW} / 2$ to achieve the desired gain and phase margin [14].





Figure 4.5: The type-III compensator circuit.

The TI-provided LM5146/-Q1 quickstart design tool includes fields for automatically designing the compensator, but the tool is only intended for a single type of output capacitor. Hypothetically this should be fine for this mixed output capacitor design, since the different output capacitors were specifically selected so the introduced poles and zeroes would remain simple. But DC bias effects on the ceramic capacitors meant the power stage output double-pole would migrate in frequency with different output voltages (e.g. 7.4 V and 12 V).

The compensation-tuning method had become somewhat crude. To preserve the convenience of the quickstart design tool, the control-to-output transfer function was first derived in Figure 4.6 and used in MATLAB for the various output capacitors. An equivalent single-capacitor model was then estimated by inspecting the bode plot and pole-zero locations, and the resulting ESR and capacitance were entered back into the tool. The tool's compensator parameters were finally re-checked in MATLAB to verify open-loop behavior and stability margins. This process produced a compensator with robust stability across all output voltages.



$$v_o(s) = \frac{Z_c \parallel R_o}{Z_L + Z_c \parallel R_o} \cdot v_i \cdot d(s)$$

$$\frac{v_o(s)}{d(s)} = \frac{R_o Z_c}{Z_L Z_c + R_o Z_L + R_o Z_c} \cdot v_i$$

$$(\tilde{v}_i(s) = 0 \text{ and } \tilde{i}_o(s) = 0)$$

Figure 4.6: Derivation of the control-to-output transfer function using the state-space averaged buck converter model and generalized capacitors. Input voltage and output current perturbations are zeroed.




Figure 4.7: The full open-loop transfer function bode plot, after compensation.

Figure 4.7 illustrates the bode-plot and stability margins of the open-loop system with compensation. The 5.1 V output has a phase margin of 80.9° at a crossover frequency of 39.6 kHz. The 12 V output has a phase margin of 86.6° at 54.9 kHz. While the stability margins seem extreme, well above the 60° phase margin typical for robust control, the migrating double-output pole caused by the DC bias effect on the output capacitors made it difficult to balance the phase with the target crossover frequency of $f_{SW} / 10$ through compensation. The aggressive margins are simply the result of attempting to balance the control bandwidth with loop stability.

Though unmentioned in the motivation section of the documentation, UBCO Aerospace encountered one noted issue with the SSDV2 where the output voltage seemed to drift over time as the module provided power to a demanding load. It is hypothesized the voltage drift was caused by the changing of value on the thick-film feedback resistors from temperature drift as the SSDV2 heated up [34]. To prevent this issue from surfacing again in the SSDV3, the lower resistors on the feedback voltage divider use thin-film resistors with very low temperature coefficients of 50 ppm/ $^\circ\text{C}$ or lower. This is why the voltage-setting resistors use E96 series resistors, while every other resistor is from the E24 series.

On a smaller note, the user sets the desired output voltage by shorting jumper pads that “enable” the lower resistors in the voltage divider. If each target voltage of 5.1 V, 7.4 V, and 12 V had its own dedicated lower resistor, a user could accidentally short both the 7.4 V and 12 V jumpers, producing a much higher output voltage than intended. To prevent this, the lower resistors are chosen so that achieving 12 V requires shorting both jumpers. The different output voltage configurations based on the shorted jumpers is shown on the silkscreen of Figure 2.2.

4.7 Reverse Polarity Protection

The initial design schematics had circuitry for input hot-swap protection, rather than reverse polarity protection, since we had assessed inrush current to be a major risk. However the limited board space and the additional costs led us to conclude a hot-swap controller would be superfluous for a single module. Reverse polarity protection was only considered after rediscovering some discourse on how some SSDV2 failures were *allegedly* attributed to reverse polarity. The decision to include RPP in the final design came after reading some reverse polarity failures in the Open Source DC/DC Converter project by Rootthecause (see Further Reading).

The v5 still had proper reverse polarity protection. However, all successors no longer did (only the intrinsic body diodes). Since the space requirement and (depending on the implementation) loss of power could not be combined with the goals and the installation was not intended for technical laymen anyway, it was omitted. Both the v8 and the v9-1 were connected with reversed polarity due to a series of errors. In both cases, the HV fuse tripped via the body diode. In the v8, the precharge IGBT was also destroyed, but worked again after it was replaced. In the v9-1, the low-side FET was permanently conductive, but even after replacing it, no problems occurred in this context in the following months.

Our risk assessment for the SSDV3 project expressly excluded an input fuse, since the risk of a false-trip during flight causing loss-of-signal and uncontrolled flyaway would be much more hazardous than a localized electrical fault. UBCO Aerospace has also had its own history of reverse polarity faults, so an RPP circuit was considered as the *minimum* protective circuitry to be added to the project. And distributor pricing had 100 V P-FETs as more expensive than a LM5050-1 + N-FET design, so the latter was chosen.

The reverse polarity protection uses an example circuit shown in Section 8.2.6 of the LM5050-1 datasheet [35], and is illustrated in Figure 4.8. While the LM5050-1 is intended as an ideal diode controller, its purpose in this circuit is to drive the N-channel MOSFET during regular operation. The working principle of the circuit is that the internal body diode of the Q1 MOSFET allows the LM5050-1 and downstream buck converter to power on, then the LM5050-1 turns on Q1 to allow for conduction through the FET N-channel region rather than the body diode.

In the event of reverse polarity on VBAT, 50 V is now connected to the PGND net. The diode network D2 prevents backwards conduction through U1, and the body diode of Q1 blocks significant backwards conduction through the downstream buck converter. Some necessary conduction still occurs to the VIN net via the internal body diodes of the power stage MOSFETs, which replaces the D2 SMBJ60A diode shown in Figure 31 of [35] operating in forward conduction during reverse polarity.




Figure 4.8: The reverse polarity protection circuit, implemented with the LM5050-1. Though not included, the internal body diodes of the power stage MOSFETs are a part of this circuit.

Since the VIN net is also at 50 V, the LM5050-1 powers on normally, and the U1_GND net's return path is redirected by the D2 diode network back to the battery through the VBAT net (which is now ground). With the OUT pin having a higher voltage than the IN pin, the LM5050-1 keeps Q1 turned off, fully preventing reverse conduction and ensuring the whole system remains in a well defined state when in reverse polarity.

Why are we using bidirectional TVS diodes before the RPP circuit in contrast to Figure 31 in the LM5050-1 datasheet? Because the bidirectional TVS diodes were the only ones available on LCSC at the desired voltage that had the "basic" assembly costs for JLCPCB.

5 PCB Design

5.1 Board Specifications

A 4-layer, 1 oz/ft² copper thickness PCB is used for this design. The typical differential stackup of common 4-layer boards helps reduce the ground return path distance and offers better EMI mitigation compared to a 2-layer board. An aggressive 0.25 mm trace clearance is set to improve manufacturing tolerances, and a 0.5 mm clearance was used on 50 V exterior traces.

The solder joint integrity of the QFN packages used in this design are sensitive to the uneven pads produced by HASL surface finishes [36]. So instead an ENIG surface finish is used.

5.2 Grounding

The entire inner layer L1 is used as a unified ground plane, while all other layers use ground-fill to improve the thermal dissipation of the board. Stitching vias are used close to the power stage capacitors to reduce their return path impedance.




Figure 5.1: The PGND and AGND routing.

The analog ground net is connected via net-tie to the unified ground plane in close proximity to the LM5146 AGND pin. The purpose of the separate analog and power ground nets is to control the return path of the analog circuits so that they flow through the AGND pin while still remaining connected to the unified power ground plane, as shown in Figure 5.1. They are not separated for the purpose of complete circuit separation [37].

5.3 High-frequency Power Loop

The LM5146 datasheet (in Figure 11-1 of [4]) and numerous application notes emphasize the importance of proper layout for the buck converter power stage, mainly as the primary method for minimizing the system's conducted and radiated EMI. While the anticipated EMI spectrum from this buck converter is not a major concern in drone applications, it is still important to manage the power stage layout to control the switch-node ringing and leading-edge voltage peaking caused by parasitics. Furthermore, the fast dv/dt switching can also induce “phantom turn-on,” where the low-side MOSFET gate voltage is momentarily forced high through drain-gate coupling of the MOSFET miller capacitance, causing it to turn on and result in high-current shoot-through events [38]. The implemented layout is shown in Figure 5.2.




Figure 5.2: The MOSFET placement and power loop.

The SSDV3 Rev. C layout uses the “improved lateral switching loop design” discussed in [39], where the MOSFETs are placed perpendicular to each other. The particular selected MOSFETs use 3.3×3.3 mm PQFN packages that are smaller than the popular 5×6 mm SON “SuperSO-8” packages, allowing for a more compact arrangement. Combined with a 0603 ceramic capacitor between the two MOSFETs for high-frequency decoupling, the resulting enclosed area of the lateral switching power loop is kept to a minimum.

If the power stage layout design fails, and the switch-node ringing is still unsatisfactory, a basic RC snubber circuit has been included in the design whose components are to be added experimentally in testing to reduce ringing. A 0Ω 1206 resistor is used to connect the snubber copper island to ground, preventing the unused snubber copper from floating.

In a similar fashion, the gate driver circuitry from the LM5146 to the MOSFETs is sensitive to the PCB design. Because of the LM5146's ability to source and sink 2-3 A to and from the MOSFET gate in the span of nanoseconds, parasitic inductance in the gate driver path can cause slower turn-on times and unwanted ringing. Usual advice to mitigate the latter is to use gate resistors to dampen any ringing, yet carries the downside of further slowing the MOSFET turn-on times and introduces losses. The SSDV3 Rev. C already features a resistor in the bootstrap circuit to slow the turn-on of the high-side MOSFET, so adding gate resistors would be redundant and counterproductive. Instead, the PCB design focuses on minimizing the parasitic inductance in the gate driver path using the layout shown in Figure 5.3.




Figure 5.3: The gate driver trace routing on the internal layer L2.

The LM5146 has been placed close to the power stage to keep the connections to the MOSFETs short. The high- and low-side gate drivers are routed differentially with their corresponding return paths (the switch-node and ground, respectively) to minimize their loop inductance. Wide 0.5 mm traces ensure the resistance from the gate driver to the MOSFETs is kept low, maximizing the gate drive strength from the LM5146.

5.4 Inrush Current Mitigation

The potential damage caused by inrush current is mitigated primarily through extra large copper pours leading to and from the buck converter input capacitors. The width of the copper leading from the battery input pads are at least in excess of 4.00 mm, providing a large copper cross-section for conduction through the whole return path for the inrush current.

Review of the HW-636 copper trace explosions also suggested that resonance in the wires leading to the module increased the net energy dissipation in sensitive areas and contributed to

its failure. A 47 μ F electrolytic capacitor is added to the input as a means to dampen these resonances.




Figure 5.4: The reinforced copper pours to mitigate inrush current.

5.5 Component Footprint Design

The baseline footprints for both the Infineon and TI MOSFETs are based on the manufacturer provided footprints from UltraLibrarian. The BSZ096N10LS5 footprint was modified to improve copper clearances, while the CSD19537Q3 and LM5146 footprints have added 0.3 mm thermal vias under the exposed pad.

5.6 Connectors

The power connections are made with simple copper pads for wires to be directly soldered on to. This was a compromise to allow the design to remain connector-agnostic during its evaluation. The use of a terminal block on the output was intentionally avoided since it was a common failure point for the team in 2024, and common blocks are typically not rated for above 3 A.

6 Testing and Verification

6.1 Testing Notes and Limitations




Figure 6.1: The test rig used for measuring regulation under load and thermal characteristics.

- UBCO Aerospace does not have access to a professional electronic load, so we had to get creative when it came to performing load tests. For DC loads, we had seven heating pads on hand and decided to use them as incremental loads. Each heating pad was intended for 20 W at 12 V, or in other words had a resistance of 7.2 Ω . Though this number seemed to vary wildly in testing, and we often saw the resistance be in the higher ranges of 8.0 Ω . Put all seven in parallel, and the smallest possible load resistance is about 1.15 Ω . This was the limiting factor for all our load testing, and why the 5.1 V and 7.4 V performance curves in Section 1.3 don't extend all the way to 8 A.
- For transient load testing, we created a fairly simple, makeshift circuit using a 555 timer, one typical IRFZ44N MOSFET, and some cheap low-value resistors. The system-level circuit is shown in Figure 6.2. A simple monostable multivibrator drives a MOSFET for about one second and provides a conduction path through a 1 Ω , 20 W-rated resistor. A 0.1 Ω low-side resistor is used for shunt-based current sensing via an oscilloscope. The limited power rating constrained our transient load testing to only the 5.1 V output.




Figure 6.2: The makeshift transient load tester.

- DC load current measurement was conducted using a Fluke 89 IV multimeter with some very shoddy alligator clip test wires. Input current was simply read from the display of a RIGOL DP832 test bench power supply with a limited resolution of 0.01 A.
- Temperature measurements were taken from a Fluke 62 Mini IR thermometer. In order to precisely measure the temperature of the MOSFET packages, the thermometer had to be held mere millimeters above the device under test. At this distance, it was difficult to gauge what exactly the thermometer was measuring since the built-in laser pointer was intended for distances in meters, not millimeters, and was significantly offset from the actual measurement position at such close distances.
- Inrush current survival testing was conducted using a Jesverty SPS-6005N power supply with its manufacturer-provided 12 inch alligator clip wires. It has a measured capacitance of 5.29 mF across the output terminals. The supply would be operating at 50 V, 1 A, and powering the SSDV3. To simulate a hot-plug event with a LiPo battery, the positive banana plug to the supply would be disconnected and reconnected. The supply exhibited some unusual behaviour where the output would be briefly clamped to below 40 V after reconnection, and then return to 50 V shortly after, as shown in Figure 6.3.
- The fast switching rise times introduced noticeable coupling into the oscilloscope measurements throughout testing. At some point, we had mounted the oscilloscope probe's 3 inch ground wire some distance away from the switch-node trace when attempting to measure the switching waveforms. The observed waveforms showed major +10 V overshoot on the switching rising edge, alongside some very visible ringing in the tens of megahertz. It took a while to realize the waveforms did not reflect the actual switching voltage, and we relocated the probe ground wire to a closer ground node to finally get the waveforms seen in Figures 1.8 and 1.9. *Keep your probe ground wires close to your measurement points!*



Figure 6.3: The SSDV3 input voltage with the SPS-6005N power supply during a simulated hot-plug.

6.2 Testing Procedures

The following test processes define the methods used to characterize the SSDV3 Rev. C prototype and verify the functional requirements listed in Section 4.1. These procedures are not exhaustive for the full breadth of testing for the project, and only detail the prototype-level tests performed with the equipment available to ensure the design meets its requirements. Some procedures have been excluded for brevity. Each procedure identifies the controlled variables, measured quantities, equipment, setup, and expected outputs used later in the requirement verification matrix.

6.2.1 DUT Description

The device under test (DUT) is a single assembled SSDV3 Rev. C module with short wires connected to their respective input and output solder pads. XT60 connectors and alligator clips were used as interfaces for testing.

6.2.2 Load Sweep Test


Procedure ID	P-2
Independent Variables	Constant input voltage V_{IN} . Load resistance R_L , and in turn output current I_{OUT} .
Dependent Variables	Input current I_{IN} , output voltage V_{OUT} , and peak-to-peak output ripple $\tilde{V}_{OUT}$.
Equipment	1. DUT, SSDV3 Rev. C 2. Power supply, RIGOL DP832 3. Oscilloscope, RIGOL DH0804 4. Multimeter, Fluke 89 IV 5. Electronic Load, 20-W thermal pads $\times 7$
Setup	 Figure 6.4: The load sweep test setup. 1. Set the power supply output and connect it to the DUT input. 2. Connect the multimeter as an ammeter to the positive DUT output. 3. Connect an oscilloscope probe to measure the DUT output. 4. Connect the electronic load to the DUT output.
Procedure	1. Configure the SSDV3 DUT to 5.1 V and connect it to the test setup. 2. Set the power supply output to 50 V, 3 A. 3. Set the multimeter to measure current. 4. Start with zero connected thermal pads. 5. Measure the V_{IN}, I_{IN}, V_{OUT}, peak-to-peak $\tilde{V}_{OUT}$, and I_{OUT}. 6. If the output power is near or exceeding 100 W, or if there are no more thermal pads available, continue to step 7. Otherwise increment the load by adding another parallel thermal pad and return to step 5. 7. Repeat steps 4 through 6, first by removing and configuring the SSDV3 DUT for 7.4 V or 12 V, then by reattaching the DUT to the test setup and continue testing. 8. Use the measured values to calculate efficiency η and power loss P_{LOSS} for all I_{OUT}.
Outcomes	Load regulation V_{OUT} vs. I_{OUT} , output ripple $\tilde{V}_{OUT}$ vs. I_{OUT} , efficiency η vs. I_{OUT} , and power loss P_{LOSS} vs. I_{OUT} .

Table 6.1: Load Sweep Testing Procedure.

6.2.3 Thermal Response Test


Procedure ID	P-3
Independent Variables	Constant input voltage V_{IN} . Output voltage V_{OUT} , load resistance R_L , and in turn output current I_{OUT} .
Dependent Variables	Input current I_{IN} , high-side FET temperature T_{HS} , and inductor temperature T_{ind} .
Equipment	1. DUT, SSDV3 Rev. C 2. Power supply, RIGOL DP832 3. Multimeter, Fluke 89 IV 4. Thermal Camera/IR Thermometer, Fluke 62 Mini 5. Electronic Load, 20-W thermal pads $\times 7$
Setup	 Figure 6.5: The thermal response test setup. 1. Set the power supply output and connect it to the DUT input. 2. Connect the multimeter as an ammeter to the positive DUT output. 3. Connect the electronic load to the DUT output.
Procedure	1. Configure the SSDV3 DUT to the desired output voltage and connect it to the test setup. 2. Set the power supply output to 50 V, 3 A. 3. Set the multimeter to measure current. 4. Connect thermal pads as needed to configure the desired output current. 5. Turn the supply off and wait for the DUT to be at room temperature. 6. Turn on the supply and measure the output current, output voltage, and the HS FET and inductor temperature. Repeat every minute for 15 minutes. 7. Repeat the procedure as necessary for different V_{OUT} and I_{OUT}.
Outcomes	T_{HS} vs. time, and T_{ind} vs. time, and T_{HS} in typical operation.

Table 6.2: Thermal Response Testing Procedure.

6.2.4 Load Transient Test


Procedure ID	P-4
Independent Variables	Constant input voltage V_{IN} . Load resistance R_L , and in turn output current I_{OUT} .
Dependent Variables	Output voltage V_{OUT} .
Equipment	1. DUT, SSDV3 Rev. C 2. Power supply, RIGOL DP832 3. Oscilloscope, RIGOL DH0804 4. Electronic Load, <i>Makeshift Load Tester</i>
Setup	 Figure 6.6: The thermal response test setup. 1. Set the power supply output and connect it to the DUT input. 2. Connect an oscilloscope probe to measure the DUT output. Keep the probe and ground wire as close as possible to the DUT output. 3. Connect the electronic load to the DUT output and electronic load shunt. Keep wires from DUT to electronic load as short as possible.
Procedure	1. Configure the SSDV3 DUT to the desired output voltage and connect it to the test setup. 2. Set the power supply output to 50 V, 3 A. 3. Set the multimeter to measure current. 4. Use the load tester to induce a load step. 5. Repeat the procedure as necessary for different V_{OUT} and I_{OUT}.
Outcomes	Transient V_{OUT} over/under-shoot and settling time.

Table 6.3: Transient Load Testing Procedure.

6.2.5 Line Transient Test

Procedure ID	P-5
Independent Variables	Input voltage V_{IN} .
Dependent Variables	Output voltage V_{OUT} .
Equipment	1. DUT, SSDV3 Rev. C 2. Power supply, RIGOL DP832 3. Oscilloscope, RIGOL DH0804
Setup	1. Set the power supply output and connect it to the DUT input. 2. Connect an oscilloscope probe to measure the DUT input and output.
Procedure	1. Set the power supply output to 50 V, 1 A. 2. Program the DP832 to perform a voltage drop to 35 V via the timer function. 3. Enable the timer and supply outputs, and observe V_{IN} and V_{OUT}.
Outcomes	Transient V_{OUT} .

Table 6.4: Line Transient Testing Procedure.

6.2.6 Inrush Current Survival Test

Procedure ID	P-6
Independent Variables	Constant input voltage V_{IN} and output voltage V_{OUT} .
Dependent Variables	DUT operability.
Equipment	1. DUT, SSDV3 Rev. C 2. Power supply, Jesverty SPS-6005N
Setup	1. Set the power supply output and connect it to the DUT input.
Procedure	1. Set the power supply output to 50 V, 1 A. 2. Remove the positive wire banana plug from the supply, then quickly reconnect it. Rapid reconnection may produce arcing at the connector and should only be performed with current limiting enabled and appropriate precautions.
Outcomes	DUT tolerance for inrush current.

Table 6.5: Inrush Current Survival Testing Procedure.

6.3 Requirement Verification

Requirement ID	Requirement Statement	Verification Success Criteria	Verification Procedure	Verification Results	Requirement Status
R-1	The SSDV3 shall accept 6S and 12S battery input.	Operable across DC input sweep from 20 V to 60 V	<i>Informal</i>	- Tested at 25 V and 50 V - No full DC input sweep	Partial
R-2	The SSDV3 shall provide selectable regulated voltage outputs of 5.1 V, 7.4 V, and 12 V.	Functioning voltage setting jumpers	<i>Informal</i>	Operable with measured 5.1 V, 7.4 V, and 12 V output	Pass
R-3	The SSDV3 shall provide a nominal output current of 5 A and a maximum output current of 8 A.	- DC load sweep for all output voltages from 0 to 8 A - FET temperatures do not exceed limits enforced by R-5	P-2	- Capable of 5 A output with all output voltages - Cannot sustain 8 A output due to thermal limit - Cannot measure 8 A output for 5.1 V and 7.4 V due to load limitations - Thermal derating required based on output voltage	Partial
R-4	The SSDV3 shall maintain its regulated voltage with no more than 5% deviation.	V_{OUT} sag with heavy load is less than 1% V_{OUT} overshoot during load-off is less than 5% V_{OUT} undershoot during line transient is less than 5%	P-2 P-4 P-5	V_{OUT} deviates less than 1% with DC load V_{OUT} deviates less than 3% with 5 A load step - No observed deviation with line transients	Pass

Table 6.6A: Requirements Verification Matrix, R-1 through R-4.

Requirement ID	Requirement Statement	Verification Success Criteria	Verification Procedure	Verification Results	Requirement Status
R-5	The SSDV3 shall limit its MOSFET junction temperature rise to no more than 80 °C.	- Components can survive +80 °C rise above typical ambient of 21 °C - Measured FET temperature rise does not exceed +80 °C	P-3	- Some parts limited to 85 °C temperature - Measured ΔT_J exceeds +80 °C at $V_{OUT} = 12\text{ V}$, $I_{OUT} \geq 5\text{ A}$	Fail
R-6	The SSDV3 shall survive typical 50 V hot-plug events for UAV applications.	Operable after hot-plug into battery or supply	P-6	- Operable after rapid reconnect with supply at 25 V and 50 V - Operable after typical 12S LiPo battery insertion	Pass
R-7	The SSDV3 shall protect downstream electronics from short-circuit faults.	OCP clamps output current or outright disables output	<i>Informal</i>	OCP active during short-circuit event, output disabled	Pass
R-8	The SSDV3 shall be no larger than the SSDV2.	Measured dimensions within specification	<i>Informal</i>	Smaller by design	Pass

Table 6.6B: Requirements Verification Matrix, R-5 through R-8.

7 Discussion

7.1 Next Revision

- More thermal mitigation is needed. Heat output from the module is the present limiting factor for the maximum power output, and it is causing the design to fall short of its target output current. This will involve using higher temperature-rated components (e.g. X7R capacitors instead of X5R) and reducing the power loss of the current design when under load. The primary source of loss right now is through inductor hysteresis loss, which is both much higher than expected and remains unquantified with the current design. There may also be a possibility of reducing the switching frequency to decrease tertiary switching losses.
- Eventually, the design should not require a heatsink. While it seems counterproductive to the prior statement, the use of a heatsink has introduced some mounting challenges that restrict the universality of the design for drone applications. The 1/8th brick-style hole arrangement in particular is not friendly to any common FPV drone screw grids, something only we've solved by using 3D-printed mounts. Many colleagues would also like to eventually be able to encapsulate the module in heat-shrink. *Maybe it's possible?*
- Better connectors are needed on the PCB, as solder pads do not provide any isolation. The idea of using solder pads originated from how most drone ESCs and BECs have directly soldered wires to the PCB. But with the sheer wiring complexity of many of our projects at UBCO Aerospace, the lack of a physical barrier to the conductive parts of the connections has posed a serious risk should a wire come loose. We've had to compensate for this by using a variety of mitigation techniques to prevent conduction never done before in this club, as discussed in the Installation Guidelines. While those guidelines are generally good practice, the design should not have to rely on those practices to achieve safe isolation at the current operating voltage. Additionally, the placement of the solder pads involves non-negligible separation in the power wires, introducing unnecessary loop inductance at both the input and output. So something like an XT30PW connector will be welcome.
- The output ripple shown in Figure 1.6 and 1.7 have a significant ESL spike component in their waveforms, likely tied to the distant placement of the output capacitors away from the low-side MOSFET source pin. Future revisions will need to find a way to reduce the loop inductance of the output capacitors.
- Fix the electrolytic input cap so it's protected by RPP!
- Change out the D2 BAS70-06 diode in the RPP circuit for 100 V-rated diodes.

7.2 Cut Content

This is material that didn't really fit in any particular section but is still worth discussing.

- The Rev. C design back in September of 2025 was only intended to be a prototype/testbed for further development, while the Rev. D design would be fully geared towards deployment for UBCO Aerospace. When this project started, it was not even guaranteed the design would be produced since we were more focused on looking for more commercial alternatives to the failed modules discussed in Section 3.1. Our goals shifted once it was realized the Rev. C design would be feasible, and it was rushed into service so that testing of the Jellyfish competition aircraft could fully commence by November. Nonetheless there were many lessons learned from the design that will motivate changes in the next revision.
- During the first tests, the 3 inch ground wire of an oscilloscope probe was accidentally shorted with the solder terminal of one of the 50 V ceramic input capacitors. Thankfully the overcurrent protection was active on the test bench supply at the time, and only a very brief spark occurred between the wire and the capacitor. This did cause minor charring on the capacitor, but we neglected it and testing continued. Two weeks later, the same module entered a short-circuit failure 4 minutes and 37 seconds into a thermal test. It took about a week to figure out the ceramic input capacitor had been seriously damaged, and the thermal testing had caused internal cracks to worsen, leading to the corner of the capacitor to explode. The damage can be seen in Figure 7.1 and Figure 7.2. The module worked fine after replacing the damaged capacitor, but the whole ordeal shows how sensitive ceramic capacitors are to fracture.




Figure 7.1: Microscope view of the damaged input capacitor.




Figure 7.2: Microscope view of the damaged input capacitor from the side.

8 References

- [1] A. Lopez and R. Ajani, "Controller to Converter – Design Considerations for 24V and 48V Systems," Texas Instruments, SNVAAA7, Oct. 2024. Available: <https://www.ti.com/lit/an/snva7/snva7.pdf>
- [2] O. Guillemant, "RAQ Issue 199: Three Compact Solutions for High Step-Down Voltage Ratios," *Analog Dialogue*, vol. 56, no. 1, Mar 2022. [Online]. Available: <https://www.analog.com/en/resources/analog-dialogue/raqs/raq-issue-199.html>
- [3] A. Bindra, "The Advantages of Designing Multiphase, High-Power Buck Converters," DigiKey, Feb. 05, 2013. Available: <https://www.digikey.ca/en/articles/the-advantages-of-designing-multiphase-highpower-buck-converters>
- [4] Texas Instruments, "LM5146 100-V Synchronous Buck DC/DC Controller With Wide Duty Cycle Range," SNVSBV0A, Jun. 2021. [Online]. Available: <https://www.ti.com/lit/gpn/lm5146>
- [5] Texas Instruments, "LM5148 80-V, Synchronous, Buck DC/DC Controller with Ultra-Low IQ and Dual Random Spread Spectrum," SNVSC01, Feb. 2023. [Online]. Available: <https://www.ti.com/lit/gpn/lm5148>
- [6] R. Mammano, "Switching Power Supply Topology: Voltage Mode vs. Current Mode," Unitrode Corporation, DN-62, 1994. [Online]. Available: <https://www.ti.com/lit/pdf/slva119>
- [7] S. Maniktala, "Voltage-Mode, Current-Mode (and Hysteretic Control)," Microsemi Corporation, TN-206, 2012. [Online]. Available: https://www.microchip.com/content/dam/mchp/documents/PMIC/ApplicationNotes/ApplicationNotes/DCDC_TN_206.pdf
- [8] M. Nogawa, "Fixed Frequency Control vs Constant On-Time Control of Step-Down Converters," Texas Instruments, 2016. https://www.ti.com.cn/content/dam/videos/external-videos/en-us/1/3816841626001/5103393152001.mp4/subassets/fixed-frequency-vs-constant-on-time-control-of-dcdc-converters-presentation_5.pdf
- [9] L. H. Dixon, "Control Loop Cookbook," Unitrode Corporation, SLUP113, 1996. [Online]. Available: https://e2e.ti.com/cfs-file/_key/communityserver-discussions-components-files/196/control-loop-cookbook_5F00_slup113.pdf
- [10] R. Taylor, "Power tips: Voltage Mode or Current Mode?," Texas Instruments, SSZTC38, Oct. 2015. [Online]. Available: <https://www.ti.com/lit/pdf/ssztc38>
- [11] H. Zhang, "Basic Concepts of Linear Regulator and Switching Mode Power Supplies," Linear Technology Corporation, AN-140, Oct. 2013. [Online]. Available: <https://www.analog.com/en/resources/app-notes/an-140.html>
- [12] T. Stewart, "Current mode control vs Voltage mode control," *Electrical Engineering Stack Exchange*, Oct. 2024. <https://electronics.stackexchange.com/a/727152>
- [13] D. Perreault, "Lecture 27: Current-Mode Control," MIT OpenCourseWare, YouTube. Jul. 17, 2024. [Online]. Available: <https://youtu.be/WJNPGXivqew>

- [14] T. Hegarthy, "Voltage-mode control and compensation: Intricacies for buck regulators," *EDN*, Jun. 30, 2008.
<https://www.edn.com/voltage-mode-control-and-compensation-intricacies-for-buck-regulators/>
- [15] Texas Instruments, "Buck Converter Modeling, Control, and Compensator Design," 2008.
https://e2e.ti.com/cfs-file/_key/communityserver-discussions-components-files/188/Buck-Converter-Modeling_2C00_Control_2C00_and-Compensator-Design.pdf
- [16] D. Meeks, "Loop stability Analysis of voltage mode buck regulator with different output capacitor types – continuous and discontinuous modes," Texas Instruments, SLVA301, Apr. 2008. [Online]. Available: <https://www.ti.com/lit/pdf/slva301>
- [17] R. Sheehan, "Understanding and Applying Current-Mode Control Theory," National Semiconductor Corp., SNVA555, Oct. 31, 2007. [Online]. Available: <https://www.ti.com/lit/pdf/snva555>
- [18] C. Basso, "A tutorial introduction to switching converters," Future Electronics, Mar. 2023.
<https://powersimtof.com/Downloads/PPTs/Introduction%20SMPS%20Rev%200.32.pdf>
- [19] D. W. Hart, *Power Electronics*. McGraw-Hill Education, 2011.
- [20] B. Hauke, "Basic calculation of a buck converter's power stage," Texas Instruments, SLVA477B, Dec. 2011. [Online]. Available: <https://www.ti.com/lit/pdf/slva477b>
- [21] B. Barr, "How to select a MOSFET – switch mode power supply," Texas Instruments, SSZT810, 2018. [Online]. Available: <https://www.ti.com/lit/pdf/sszt810>
- [22] P. B. Green, S. Mazze, O. Guillemant, C. Moesslacher, K. Ream, "OptiMOS™ device selection for synchronous rectification," Infineon Technologies, AN_2212_PL15_2301_094414, Feb. 2023. [Online]. Available: <https://www.infineon.com/assets/row/public/documents/24/42/infineon-mosfet-optimos-device-selection-for-synchronous-rectification-applicationnotes-en.pdf>
- [23] X. He, D. Li, V. Zhang, "An accurate approach for calculating the efficiency of a synchronous buck converter using the MOSFET plateau voltage," Texas Instruments, SLVAEQ9, 2020. [Online]. Available: <https://www.ti.com/lit/pdf/slvaeq9>
- [24] B. Barr, "Understanding MOSFET Data Sheets, Part 5 – Switching Parameters," Texas Instruments, SSZTCH1, Jul. 2015. [Online]. Available: <https://www.ti.com/lit/pdf/ssztch1>
- [25] Infineon Technologies, "BSZ096N10LS5," 2020. [Online]. Available: <https://www.infineon.com/assets/row/public/documents/24/49/infineon-bsz096n10ls5-datasheet-en.pdf>
- [26] Texas Instruments, "CSD19537Q3 100-V N-Channel NexFET™ Power MOSFET," 2015. [Online]. Available: <https://www.ti.com/lit/gpn/csd19537q3>
- [27] T. Hegarthy, "Powering drones with a wide V_{IN} DC/DC converter," Texas Instruments, SNVA806A, Nov. 2017. [Online]. Available: <https://www.ti.com/lit/pdf/snva806a>
- [28] E. Falco, "Impact of output capacitor on feedback loop stability of a power supply," Würth Elektronik, ANP117e, 2024. [Online]. Available: <https://www.we-online.com/components/products/media/799539>

-
- [29] P. Alcorn, "EVGA says Nvidia RTX 3080 cap issues caused crashes, confirms stability issues," *Tom's Hardware*, Sep. 26, 2020. Available: <https://www.tomshardware.com/news/evga-nvidia-rtx-3080-capacitor-caused-crashes>
 - [30] J. Wang, H. Zhang, "How to Calculate the Load Pole and ESR Zero When Using Hybrid Output Capacitors," Texas Instruments, SLVAE26A, 2018. [Online]. Available: <https://www.ti.com/lit/pdf/slvae26a/>
 - [31] A. Dahlen, "Guide to Bootstrap Operation in a MOSFET Gate Drive Circuit," DigiKey, Jul. 16, 2024. [Online]. Available: <https://forum.digikey.com/t/guide-to-bootstrap-operation-in-a-mosfet-gate-drive-circuit/43247>
 - [32] R. Manack, R. Taylor, "Controlling switch-node ringing in synchronous buck converters," Texas Instruments, SLYT465, 2012. [Online]. Available: <https://www.ti.com/lit/pdf/slyt465/>
 - [33] S. W. Lee, "Demystifying Type II and Type III Compensators Using Op-Amp and OTA for DC/DC Converters," Texas Instruments, SLVA662, 2014. [Online]. Available: <https://www.ti.com/lit/pdf/slva662/>
 - [34] S. Guinta, "Ask The Applications Engineer–24: Resistance," *Analog Dialogue*, vol. 31, no. 1, 1997. [Online]. Available: <https://www.analog.com/en/resources/analog-dialogue/articles/ask-the-applications-engineer-24.html>
 - [35] Texas Instruments, "LM5050-1, LM5050-1-Q1 High-Side OR-ing FET Controller," SNVS629F, 2011. [Online]. Available: <https://www.ti.com/lit/gpn/lm5050-1>
 - [36] NXP Semiconductors, "Assembly guidelines for QFN (quad flat no-lead) and SON (small outline no-lead) packages," AN1902, 2021. [Online]. Available: <https://www.nxp.com/docs/en/application-note/AN1902.pdf>
 - [37] Z. Peterson, "AGND vs PGND: Proper Net Tie Connections in Power Regulator PCB Design," Altium Academy, *YouTube*. Apr. 17, 2025. [Online]. Available: <https://youtu.be/FhnuAaFf2Eg>
 - [38] D. Eagar, "High Power Synchronous Buck Converter Delivers Up to 50A," Linear Technology Corporation, Design Note 156. [Online]. Available: <https://www.analog.com/en/resources/design-notes/synchro-buck-converter-delivers-upto-50a.html>
 - [39] T. Hegarthy, "Improve High-Current DC/DC Regulator EMI Performance for Free With Optimized Power Stage Layout," Texas Instruments, SNVA803, 2019. [Online]. Available: <https://www.ti.com/lit/pdf/snva803/>

9 Further Reading

Influential source material for this project	Notes
Logan Boone Projects Super Step Down V2	<i>This is the predecessor to the Super Step Down V3 project.</i>
Rootthecause Open Source DC/DC Converter	<i>Inspired much of the design process and testing for the project.</i>
Jim Williams Switching Regulators for Poets - A Gentle Guide for the Trepidatious	<i>The app. note might be 40 years old, and some terms are outdated, but it's fun to read! Plus Appendix C was extremely useful during the design.</i>
Reviews of generic COTS buck converters	Notes
lygte-info.dk Performance test of Adjustable buck converter LM2596	
lygte-info.dk Test of DC-DC 10A 6.5-60V to 1.25-30V	
lygte-info.dk Converter DC-DC 3A 4.75-23V to 1.0-17V	